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Development of Beam-Leaded
Low-Power Logic Circuits
By Bill Wiley Smith and Farris Malone
Texas Instruments Incorporated
SECTION I
SUMMARY
The technologies of low power TTL and beam lead processing have been merged into a single
product family. This family offers the power and thermal advantages of low power (54L), while
providing the additional reliability advantages of beam leads. The reduction in the power and heat
levels also allows the system designer to take advantage, through beam lead, multichip assemblies, of
increased package density to reduce system size and weight.
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SECTION II
INTRODUCTION
The conservation of heat and power as well as the need for increased reliability have placed
increasing restrictions upon the systems used in airborne and space applications. This need is not
now satisfied by components available to the system users. Therefore, new technologies or
combinations of existing technologies that might present a solution to the problem were sought.
The problems in heat and power can be solved by using currently available low-power TTL
integrated circuits (54L). This family offers a power reduction, and hence a heat reduction, of an
order of magnitude over standard power TTL. This decrease in heat, because of the reduced
junction temperature of the operating circuits, also contributes to an increase in system reliability.
It also allows the system to be contained in a smaller area without creating a system "hot spot" that
would be difficult to cool. The decrease in power also eases the restrictions on resistance of package
leads and system interconnects in that the system operates at a much lower current level in both
signal and power leads. This reduction in power required also leads to a further system savings by
allowing smaller, less costly power supplies to be used.
While the use of low-power TTL does lead to increased system reliability, further reliability
increases are needed. This need was satisfied with the advent of beam-leaded devices. The beam lead
process eliminates the major cause of integrated circuits component failure, wire bonds. It replaces
the wire bond with a bar to package interconnect that is an integral part of the bar's metal
system. This beam interconnect, shown in Figure 1, features an electroplated gold beam and an
attach cross-sectional area larger than that of a wire bond. A second feature of the beam lead bar is
silicon nitride passivated junctions. The silicon nitride acts as an effective block against sodium
intrusion creating a hermetic bar. Protection against latent failures is inherent in two aspects of the
beam lead process. Since the beam lead bar is not die bonded in the conventional bar attach
manner, there does not exist the thermal coefficient factor that frequently causes bar cracking.
The beam lead bar is attached to the package through malleable gold beams that absorb the
expansion differential. The beam lead bar is separated by a chemical etch instead of by scribing
and breaking as are conventional bars. This method of separation eliminates the stresses and cracks
caused by scribing and breaking that contribute to bar breakage later in temperature cycling. Thus
the reliability features of a beam lead bars are:
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1) Integral bar to package interconnect
2) Silicon nitride junction passivation
3) No high temperature die bond
4) Chemical etch bar separation
The complete solution to the existing problem was not found as a product, thus it was
desirable to integrate these two technologies, low-power TTL and beam lead processing, to form a
single product family.
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SECTION III
DISCUSSION
A. PROCESSING
The object of applying beam lead processing to the low-power TTL (54L) line has been
achieved. The two technologies needed for this program existed as separate operations, but some
unknowns needed to be overcome in combining beam leads and low-power TTL into a single
product family. In general, a modified 54L diffusion process and the Western Electric^ beam lead
process were used. The standard 54L process had to be modified due to the addition of silicon
nitride.
The final beam lead low-power process is presented with a discussion concerning areas that
differ from the standard low-power process. Figure 2 is a representation of the process.
The initial steps are identical to the standard 54L process. The process begins with buried layer
wafers.
1. Oxidation
2. Isolation Diffusion
3. Base Diffusion
4. Emitter Diffusion
All high temperature processing is completed at this point on standard parts. On the beam
lead parts, however, the silicon nitride film has yet to be deposited. Since the nitride
deposition temperature is high enough (1123°K) to reduce the gold concentration used
for lifetime control, the gold on the beam lead parts is added after the silicon nitride has
been deposited, rather than before or during emitter diffusion, as is common with
conventional circuits.
1. Hause, S. S. and Whitner, R. A., "Manufacturing Beam-Lead Sealed-Junction Monolithic Integrated Circuits," Western Electric
Engineer (December 1967), p. 3.
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Figure 2. Beam Lead Low Power TTL Process Flow (Sheet 1 of 2)
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5. Nitride Film
Silicon nitride is deposited to a thickness of 10 meters by pyrolytic decomposition of
ammonia (NH-j) and silane (SiH^ at 1123°K. The nitride is not deposited directly onto
the silicon surface but a layer (3 X 10 ° meters) of thermal oxide is grown first to serve
as a barrier and to prevent an unstable surface condition. The temperature of 1120°K was
chosen because previous work has shown that at that temperature and below, amorphous
films are formed. It was further shown that an amorphous film forms a better barrier to
sodium diffusion than do those deposited as higher temperatures which tend to have
larger crystallites.
Contact openings and paths for separation etch must be cut through the nitride film. The
silicon nitride is etched in boiling phosphoric acid at 432° K using a mask of photoresist.
The oxide that was beneath the nitride in the contact openings is etched in buffered HF
using the Sig^ film as a mask.
The checks which are made to ensure consistency of the nitride layers are listed below.
Deposition Conditions. For a silane/ammonia ratio less than 0.1, the film characteristics
are more easily repeatable so the ratio was always kept less than that. Further, any
deviations from the established growth rate are grounds for rejecting the slice.
Etch Rate. The HF etch rate test is becoming the standard test for acceptable nitride. In
using this test, the etch rate of each lot is determined from a pilot. The maximum
permissible rate of 49% HF at room temperature is 300 A/min.
Blocking Tests. Temperature bias tests are used to verify the ion (sodium) blocking
capability of the nitride. Water saturated with salt is allowed to dry on the units to be
tested. They are then reverse biased to 80% of BV^gQ and heated to 575°K under H^-
Any increase in ICBQ is usually attributed to sodium penetrating the nitride barrier.
6. Gold Diffusion
Gold is evaporated onto the slices and alloyed in the contact windows. The excess gold is
removed by aqua regia. The slices are then diffused at approximately 1350°K to
redistribute the gold. The choice of 1350°K is dictated by the requirement to have
enough gold in the collector region adjacent to the base to provide the required minimum
offset voltage of 60 mV.
7. Gold Leads
Gold is plated over the entire slice to a thickness of 1-2 nm. Lea-Ronal Aurall 292
gold-plating solution is used for this operation (leads) and for beams as well. Leads are
formed by chemically removing the excess gold in a cyanide etch using resist as a mask.
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8. Beams
Gold beams are plated through a resist pattern to a thickness of 11-17 Aim. The beam
hardness is important in bonding and must be constantly monitored. Knoop numbers of
60-90 are typical when measured with the Leitz Mini-Load hardness tester using a 5-gm
load.
9. Mount and Grind
The metallized slices are mounted metal side down onto a polished sapphire disc and
secured by wax and ground to a nominal thickness of 5.7 X 10~^
 cm.
Photoresist is then applied to the ground side of the wafer and a separation etch pattern is
9 aligned to the diffusion using an infrared alignment technique. The slices are then etched"
until the individual bars are separated. Care is taken to etch enough to expose the nitride
lip protecting the beams and yet not overetch to such an extent as to expose the beam
anchor area.
10. Probe
The wafers are 100% probed from the back while they are still mounted on the sapphire
disc. The program used tests the bars to all dc parameters and a full functional series. This
is similar to the final test procedures used on conventionally packaged parts (see
Section IV). The tighter screen is used because most parts will be used without being
mounted in a single chip header.
B. BEAM LEAD ASSEMBLY
The assembly is broken into two parts because of the need to have both mounted and
unmounted bars as final products (Figures 3 and 4). The basic flow, until the bond operation, is the
same for both bars and mounted parts.
After the 100% probe test, the bars are in a separated form but still mounted in wax to a
sapphire disc. The wafers are mounted into a transfer fixture (Figure 5) during the removal of the
wax to prevent dislocation of the bars. The wax is dissolved using boiling trichlorethylene. The slice
is then removed from the transfer fixture and subjected to a 40X backside inspection. The good
bars are removed to another transfer fixture and turned fora 100X frontside inspection. The good
bars are now loaded into chip trays for either shipment or for transfer into the bonding operation.
11
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Figure 3. Assembly Flow Diagram for Beam Lead Bars
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Figure 4. Assembly Flow Diagram for Unsealed Beam Lead Headers
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1. Unmounted Bars
The bars are loaded into 2 X 2-inch plastic chip trays after the trays have been cleaned with
alcohol. The part number and manufacturer for these trays is listed in Table I.
After a 20X final inspection, the tray is covered by a sheet of lint-free paper and a second tray
placed as a lid on top of the first tray as shown in Figure 6. The sandwich is then placed into a clear
plastic compact and the compact sealed for shipment.
Table I. Chip Tray Descriptions
Manufacturer
Flouroware, Inc.
All-Plastics Molding
Pocket size
inches
0.130X0.130
0.125X0.125
No. of
pockets
100
121
Manufacturers
Part no.
420-130
70-1072-004
Color
Brown
Yellow
2. Mounted Bars
Nonlidded headers were used to mount the beam-leaded bars for evaluation. This was done to
simplify the development effort and keep the bars exposed during evaluation for study. The headers
shown in Figure 7 are constructed of alumina with a gold-plated molymanganese metal system. The
leads are brazed to the gold-plated molymanganese. A screened metal package was discarded early
in the program due to an unevenness of the beam attach pads. Photo-etching the metal resulted in a
bar attach area of sufficient planarity to allow a complete bond. The bonding is done by a Kulicke
and Soffa Industries, Inc. wobble bonder. This type of bonder (Figure 8) requires that the bar
attach area be extremely coplanar. The requirement was not a problem in this program after the
change was made to a photo-etched header.
The wobble bonder collet sizes used to bond the various part types are shown in Table II. The
collets of two different manufacturers (Figures 9 and 10) were used on this program. The Calx, Inc.
collet is preferred because of its cost advantage and its one-piece construction.
15
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Figure 8. Beam Lead Wobble Bonder
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Table II. Wobble Bonder Collet Descriptions
Calx, Inc.
Format
45
50
55
Circuit
type
BL54LOO
BL54L20
BL54L30
BL54L55
BL54L67
BL54L68
Style
1
1
1
1
Format
45
50
55
Circuit
type
BL54LOO
BL54L20
BL54L30
BL54L55
BL54L67
BL54L68
Cavity
inch
0.039 X 0.049
0.049 X 0.049
0.049 X 0.059
licro-Swiss, Inc. IKS
Cavity Size
inch
0.039 X 0.049
0.049 X 0.049
0.049 X 0.059
Wall
thickness
inch
0.006
0.006
0.006
Crown
option
No
Crown
No
Crown
No
Crown
Material
Titanium
Carbide
Titanium
Carbide
Titanium
Carbide
iS)
Manufacturers part number
C5800-202-.039-.049-.006-R
C5800-202-.049-,049-,006-R
C5800-202-.049-.059-.006-R
C. CIRCUIT DESCRIPTIONS
The circuit types developed in beam leads are basically like their counterparts in the standard
low-power line (54L). The additions were made to each circuit. A clamp diode was added to each
circuit input to dampen oscillation in the input signal and a Darlington stage was added to the top
of each output. Refer to the Appendix for exact circuit configurations and for pictures of each part
type.
A logic and circuit design change was made in the flip-flop used in the 54L72, single J-K
flip-flop, and in the 54L73, Dual J-K flip-flop. This redesign improved the performance of these
flip-flops as described in paragraph 1, to such an extent as to make renumbering necessary to avoid
confusion. The number change is:
Old Number
54L72
54L73
New Number
BL54L67
BL54L68
19
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The prefix, BL, has been adopted to indicate that the parts are beam leaded. The description
of operation of these new circuits as well as their advantages over the standard circuits are discussed
below. Also, the process for the lOOO^-cm/cm resistor used in the design of the 54L68 is
explained.
1. Theory of Operation-BL54L67/BL54L68
The circuit in Figure 11 is an edge-triggered J-K flip-flop which obeys all the same application
rules as the catalog SN54L72/74L72. The clock input is ANDED with J and K inputs to lock data
out for logical "0" clock inputs. The cross-coupled AND-OR-INVERT GATES of the output,
logically lock out data from the J and K NAND gates when the clock is high. Thus there is no way
that data can pass through the device except as controlled by the clock. With the clock high, data
will enter the J and K NAND gates. If this data is oriented to cause the flip-flop to change state on
clocking, a "0" will be input to either the B or D AND gate. This "0" will not disturb the output
because the "1" fed back from the other output to the C or F AND gate will predominate. The "1"
coupled from either G or H will have no effect on the outputs in this situation as it is ANDED with
a "0" from the other output. When the clock is taken low, J and K are disabled, and at the same
time, whichever of C or F was causing their respective output to be "on", will be taken low then
causing the output to go "off". An internal node is cross-coupled to the opposite side which then
turns the "off side "on". Thus this logic circuit performs its desired function.
Figure 11. BL54L67/BL54L68 Logic Diagram
22
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One potential ac race exists which must be designed in such a manner as to control the
outcome. This race is best described by looking at the Figure 12 circuit schematic. On the
negative-going clock, either Q5 or Q20 will be turned off, whichever is "on". Let us just consider
the case with Q5 going "off. Its collector will rise and hence allow base current to turn on Q19.
This must turn Q19 on prior to the time Q28 goes "off and turns Q6 "on". The turn-off
impedances Rl and R2 and the required voltage swings are used to fix the race. Q5 collector must
swing only a few hundred millivolts whereas Q28 collector must swing about 1.3 volts. Hence the
race can easily be controlled. The proposed design sets Rl = R2 = 18K ohms. Reducing Rl and R2
is detrimental to the race. So, in the lab, values as low as 6K ohms proved sufficient to maintain the
race. Thus, a race problem was avoided.
Advantages of the proposed flip-flop design over the original flip-flop design are:
1) Logic state of J-K inputs may be changed when clock pulse is high if a prescribed
setup time is observed.
2) Clock pulse can go to a negative voltage without changing the information at the
outputs Q and Q.
3) The maximum zero level (0.7 V) of the clock and J-K inputs are the same.
4) Increased high state fan-out capabilities due to the Darlington pull up.
5) Increased clock frequency due to reduced gate delays to set up latches.
6) Tp^ "0" is faster. Tp^ "0" has been reduced from 2 to 1-1/2 propagation delays.
7) Clamp diodes on all inputs. This will keep high currents out of flip-flop inputs for
negative input transients.
8) The device does not have a high temperature threshold problem for temperatures up
to 47 3° K.
2. Resistor Process—1000 Ohm-cm/cm
The 1000 ohm-cm/cm resistor process produces a penetration of 2-1/2 Hg lines and a surface
concentration of 2.5 X 10^° atoms/cc. (The phosphorus oxide from the emitter process is left over
the resistor to act as a barrier to the movement of positive ions.)
23
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The temperature coefficient for the 240 ohm-cm/cm resistor is 1760ppm/K° and it is
3016ppm/K° for the 1000 ohm-cm/cm resistor. The resistor change, AR, due to a change in
temperature, AT, is given by
AR = F X R X A T X 10~6
where F is the temperature coefficient given above and R is the resistor value at 298° K. The slight
increase in the coefficient for the 1000 ohm-cm/cm resistor is due to the slightly lower surface
concentration.
25
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SECTION IV
TESTING AND EVALUATION
A. PROBE TEST AND LOT QUALIFICATION
The primary product of a beam lead family is unmounted bars. These bars must be capable
of operation over the full military temperature range, -55° C to 125°C (218°K to 398° K). To
meet this criteria, the 100% probe test for beam lead bars must be as stringent as the final test for
standard packaged parts. The probe test for standard product is normally used only as a screen to
remove the catastrophic rejects. The various product categories are separated at final test.
Guaranteeing ac performance is also a problem in beam lead testing because it is extremely difficult
to perform switching and propagation delay measurements at probe on a production basis.
The decision was made to perform a full functional test as well as a guard-banded parametric
test at the 100% probe test. The guard-bands are set to guarantee the electrical performance of the
part over the temperature range specified. In addition to the 100% probe test, a sample from each
diffusion lot is taken, mounted on headers and tested for full functional, parametric and ac
performance. This sample test serves to qualify the switching and dynamic integrity of the lot since
the parameters that effect switching times are diffusion lot dependent.
The beam bond strength is also established on a diffusion lot sample basis. The bar sample is
bonded on a gold-plated Kovar substrate. The bars are positioned over a square hole in the Kovar.
After a visual inspection to eliminate badly bonded bars from the test, the substrates are placed in
the bond strength test machine shown in Figure 13. A square needle sized for the bar under test is
inserted into the hole in the Kovar plate and brought to rest against the bar. Force is then exerted
by the operator until the bar either breaks or the beams are pushed away from the substrate. The
force necessary to cause the failure and the mode of failure are noted by the operator. The pressure
is compared with a minimum requirement of 0.7 grams/mil of beam width (1.0X10"
newton/meter^). This would set a minimum of 2.1 grams force (0.02 newtons) for each 3 mil
(7.62 X 10~^ cm) beam. Initial push-off tests have given the results shown in Table III. Refer to
Figures 14 through 16 for format descriptions.
27
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Figure 13. Beam Lead Push-Off Tester
28
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Table III. Bond Push-Off Test Strength
Format No.
45
50
55
No. of beams
14
16
18
Push-off force-newtons
Average
0.500
0.618
0.658
Failure limits
0.304 to 0.637
0.392 to 0.804
0.343 to 0.932
Sample size
12
12
12
B. DEVICE CHARACTERIZATION
The mounted bars were subjected to complete dc (parametric and functional) and ac
(switching and dynamic) testing as shown in the Appendix, at -55°C, 25°C, and 125°C (218°K,
298° K, and 398° K). These tests were used to screen thermal and ac rejects and to establish the
guard-bands required at probe. The results of the evaluation tests in the form of mean values are
given in Table IV. In general, the beam-leaded parts compare favorably with the standard
low-power TTL.
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Figure 14. Beam Lead Format 45
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b. ALL DIMENSIONS ARE IN CM.
Figure 16. Beam Lead Format 55
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Some problems were encountered in the testing of the parts at -55°C (218°K). The
equipment used to lower the ambient temperature employs compressed nitrogen gas. Although the
gas is relatively dry, a frost forms on the parts. This causes a problem because of the fine line
definition on the headers shown in Figure 7, particularly on the low current dc and all ac
measurements. To overcome the problem, Dow Corning 62-047WE, Junction Coating Resin was
used to coat the top of the headers. Several parts were damaged in this operation because of
operator error in using excessive air pressure to spray the parts. The high pressure forced the face of
the bars into contact with metallization on the header causing an electrical short circuit. Further
testing needs to be performed on the coating method to be used on future beam lead assemblies.
Most of the units used for the evaluation were not coated because of this problem. The
incompleteness of the data in Table IV reflects inaccurate data caused by the problem of units
frosting at low temperature.
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SECTION V
RESULTS
The objective of the program to beam lead selected parts of the low-power TTL (54L) family
has been met. The circuits and electrical performance reflected in the data sheets (Appendix) meet
or exceed the standard part type's values. This inventory of parts now forms a base for use in
systems in which heat, power, size, weight, and reliability are controlling factors.
Also, the process has been established for processing future parts to be added to the
beam-leaded low-power TTL family.
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BEAM LEAD CIRCUITS SCHEMATICS AND PHOTOGRAPHS
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BEAM-LEAD
LOW-POWER TTL CHIPS
CIRCUIT TYPES BL54LOOY. BL74LOOY
QUADRUPLE 2-INPUT POSITIVE-NAND GATES
BL54LOOY/BL74LOOY Chips When
Assembled Display Characteristics Similar
to SN54LOO/SN74LOO
Silicon Nitride Sealed Junction
• Gold Beams
• Available in Chip Form or as Part
of a Complex Logic Assembly
• Diode-Clamped Inputs
schematic (each gate)
= 8
S.<
.MOD
mechanical data and logic Resistor values are nominal in ohn
0.055
0054
1
0.0
0.(
r~
301
.99 j
0.0201
00199
1
1— I
10
J_
0.0101
0.0099
t
I
0.0100_
" 1
I
0.0021 NOW
NOTES a Beam spac ngs are identical on all four sides
t) All dimens ons are n inches.
FORMAT 45
CHIP SHOWN
DOWN
positive logic: Y - AB
PRELIMINARY DATA SHEET:
Supplementary data may be
published at a later date.
TEXAS I N S T R U M E N T S
I Nf (IK HOK A I E t)
Figure 17. Circuit Types BL54LOOY and BL74LOOY Schematic (Sheet 1 of 2)
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CIRCUIT TYPES BL54LOOY, BL74LOOY
QUADRUPLE 2 INPUT POSITIVE-NAND GATES
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCG <see Note 1) 8V
Input voltage (see Note 1) 5.5 V
Interemitter voltage (see Note 2) 5.5V
Operating free-air temperature range: BL54LOOY Circuits -55°Cto125°C
BL74LOOY Circuits 0°C to 70°C
Storage temperature range —65°C to 150°C
NOTES 1. Voltage values are with respect to network ground terminal.
recommended operating conditions
Supply voltage, VCG
Normalized fan-out from each output, N
Operating free-air temperature, T^
BL54LOOY
MIN NOM MAX
4.5 5 55
10
-55 125
BL74LOOY
MIN NOM MAX
475 5 525
10
0 70
UNIT
V
c
electrical characteristics over recommended operating free-air temperature range
PARAMETER
V|n High-level input voltage
V||_ Low-level input voltage
V| I nput clamp voltage
VQH High-level output voltage
VOL Low-level output voltage
1 1 I nput current at maximum input voltage
I|H High-level input current
1 1 [_ Low-level input current
IQS Short-circuit output current ^
'CCH Supply current, high-level output (average per gate)
'CCL Supply current, low-level output (average per gate)
TEST CONDITIONS*
VCG " MIN. 'i ~ ~8 mA
VCG = MIN. V| 0.7 v. IQH = -100 w A
Vcc = MIN. V| = 2 V. lOL = 2mA
VCC = MAX, V, = 5 .5V
Vcc MAX, V| 2 .4V
VCc MAX, V| 0.3 V
Vcc = MAX, V, - 0
V c c ' M A X . All inputs at 0V
VCC - M A X , All inputs at 5V
MIN MAX
2
0.7
15
2.4
0.3
100
10
0 18
3 15
0.2
051
UNIT
V
V
V
V
V
«A
MA
mA
mA
mA
mA
^ F or conditions shown as WIN or MAX , use the appropriate value specified
type.
^ Not more ttian one output should be shorted at a time.
switching characteristics, VCG = 5 V, TA = 25°C, N = 10
PARAMETER
tp(_H Propagation delay time, low to-high level output
tpHL Propagation delay time, high to low-level output
TEST CONDITIONS
C L = 5 0 p F . RL 4k!!, See Figure!
MIN TYP MAX
35 60
31 60
UNIT
ns
ns
OUT
C
FROM OUTPUT
CL 50 pF -
(Sen Note B)
PARAMETER MEASUREMENT INFORMATION
<60 ns **••!
1
f 90",. 9
PUT Vcc INPUT nf 15V 11
 9 10% yi
< RL 4 kSl l« 100 ns —
> tpn [_ |0 » i
L _J_ S..,. Not. C - V |
"^
 XTN30pF OUTPUT V l S V
K-»t— <60 ns
_ l I
 3 V
Aj.10%
r» «i — IPLH
1
\ i VOH
ISVJt
/ vOL
TEST CIRCUIT VOLTAGE WAVEFORMS
NOTES A The input waveform is supplied by a generator having the following characteristics. PRR 500 kHz. ZOu, 50 LI
B CL includes probe and |ig capacitance.
C. AM diodes are 1 N91 6 or equivalent.
FIGURE 1-PROPAGATION DELAY TIMES
TEXAS INSTRUMENTS
( riu I'OK A I I tl
or *fpfuft thot Ihfy orr t'tt IIOTI pa'*"' »nf f i igemfnt
T E X A S INSTRUMENTS R E S E R V E S THf RIGHT TO MAKE C H A N G E S AT ANY TIME
IN ORDER TO IMPROVE DESIGN AND TO SUPPIY THE BEST PRODUCT POSSIBLE
Figure 17. Circuit Types BL54LOOY and BL74LOOY Schematic (Sheet 2 of 2)
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BEAM-LEAD
LOW POWER TTL CHIPS
CIRCUIT TYPES BL54L20Y. BL74L20Y
DUAL 4-INPUT POSITIVE-NAND GATES
I • BL54L20Y/BL74L20Y Chips When
1 Assembled Display Characteristics Similar
1 to SN54L20/SN74L20
' • Silicon Nitride Sealed Junction
• Gold Beams
• Available in Chip Form or as Part
of a Complex Logic Assembly
• Diode-Clamped Inputs
mechanical data and logic
schematic (each gate)
40 * | ?0 k > 4SO |
°
_ o.oc
BEAM LEAD — v
NITRIDE LIP — y\. -* •
t \J [8 O7 Jl}6[ i
0054 9 J 1 —
r~n 5i i i i — i
00301 10 J 1— I
0.0201 1 vi] | 1
00199 J pr[| 3
00101 ^~1 I 1
. j 00099
 r!fL(| ly-1
t ' ' ^1
„ »ni«n Tf—
0.002 NOM — »)U-
00100 |
00096 1 0.045 .
r 0044
/
00021 NOM —i /
~T=
NOTES a Beam spacings are den
2Y GND 1Y
9
 '~f^ \ f^l^™^lojU yjrtpic
NCCI [3
51 12 ' fl 1 1B
wo -,r r^f fV
2D Vcc 1A
p^ 14 PLACES
 NC No ,nternal connectlon
1 CHIP SHOWN
DIFFUSED SIDE DOWN
i
L-0001 NOM
/ SILICON
, — 00005 NOM
_T
T
ical on all four sides
FORMAT 45
ZH
$
T r
UCD
m A
or
1<
m
31
9
1271
PRELIMINARY DATASHEET: T tTVAC 1 VI OT D 1 • A C VI TC
Supplementary data may be 1 EX AS IN STRUM EN TS
published at a later date. I N C O H I O R A I
Figure 18. Circuit Types BL54L20Y and BL74L20Y Schematic (Sheet 1 of 2)
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CIRCUIT TYPES BL54L20Y, BL74L20Y
DUAL 4 INPUT POSITIVE-NAND GATES
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, Vcc (see Note 1) .8V
Input voltage (see Note 1) 55 v
Interemitter voltage (see Note 21 5.5 V
Operating free air temperature range: BL54L20Y Circuits -55°Cto125°C
BL74L20Y Circuits 0°C to 70°C
Storage temperature range —65°Cto150°C
NOTES: 1. Voltage values are with respect to network ground terminal.
recommended operating conditions
Supply voltage, Vcc
Normalized fan out from each output, N
Operating free-air temperature, TA
BL54L20Y
MIN MOM MAX
4.5 5 5.5
10
-55 125
BL74L20Y
MIN MOM MAX
475 5 525
10
0 70
UNIT
V
c
electrical characteristics over recommended operating free-air temperature range
PARAMETER
V|H High-level input voltage
VIL Low-level input voltage
V| Input clamp voltage
VOH High level output voltage
VQI_ Low-level output voltage
l| Inputcurrentat max imum input voltage
I|H High level input current
1 1 1_ Low-level input current
'OS Short-circuit output current >
'CCH Supply current, high-level output (average per gate}
'CCL Supply current, low level output (average per gate)
TESTCONDITIONSt
VCc = MIN, l| = -8 mA
Vcc = MIN. V| = 0.7 V, IQH = -lOOjiA
Vcc = MIN, V| ' 2 V, IQL = ? mA
VQC = MAX, V| = 5.5 V
VCC = MAX. vl = 24 v
VCC " MAX. vl = ° 3 v
Vcc " MAX- vl ' °
VCc = MAX, All inputs at 0V
Vcc = MAX, All inputs at 5 V
MIN MAX
2
0.7
-1.5
2.4
0.3
100
10
-0 18
-3 -15
0.2
0.51
UNIT
V
V
V
V
V
MA
wA
mA
mA
mA
mA
1
 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions lor the applicable de
types.
^ Not more than one output should be shorted at a time.
switching characteristics, VGC = 5 V, TA = 25°C, N = 10
PARAMETER
tpLH Propagation delay time, low to high level output
tpHL Propagation delay time, high to low level output
TEST CONDITIONS
C L ' 5 0 p F , R L ' 4 k < i , See Figure!
MIN TYP MAX
35 60
31 60
UNIT
ns
ns
OUTPUT VCC
Q
FROM OUTPUT
UNDER TEST
CL so PF -ir
(Sec Note Bl^ P
PARAMETER MEASUREMENT INFORMATION
<60 ns
INPUT
OUTPUT
30 pF
TEST CIRCUIT VOLTAGE WAVEFORMS
NOTES: A. The input waveform is supplied by a generator having the following characteristics: PRR = 500 kHz, Zout - 50 il.
B CL includes probe and |ig capacitance.
C. All diodes are 1N91 6 or equivalent
FIGURE 1-PROPAGATION DELAY TIMES
TEXAS INSTRUMENTS
I N( OK I'OK A 1 E
Ti lAS INSIRUHiNIS R C S E R V t S IMF RIGHT TO MAKE f H A N C E l AT ANT TIME
m ORDER TO IMPROVE DESIGN AND TO SUPPLI THE 8ESI PRODUCT POSSIBLE
Figure 18. Circuit Types BL54L20Y and BL74L20Y Schematic (Sheet 2 of 2)
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BEAM LEAD
LOW POWER TTL CHIPS
CIRCUIT TYPES BL54L30Y, BL74L30Y
8 INPUT POSITIVE NAND GATES
1 • BL54L30Y/BL74L30Y Chips Whe
I Assembled Display Characteristics
I Similar to SN54L30/SN74L30
* • Silicon Nitride Sealed Junction
• Gold Beams
• Available in Chip Form or as Part
of a Complex Logic Assembly
• Diode-Clamped Inputs
mechanical data and logic
—4
BEAM LEAD — v
NITRIDE LIP — y\.
t va8U'
0.05* 9 J
0.0301 10 I
0.0201 n 1
o 0199 j rzrn
1 0.0101 100099 |111|
t — n]~\uY~
0 002 N
0.0100
0.0095 1 0045
0044
00021 NOM -—,
NOTES a. Beam sp
h All dim
schematic
,,| zr3
, >ww ^- >^
' ' I L " L.
• M n -i- ? *i?--•-•- 1— ooui~i
' /"^
I Liuriiiiuuin "? |
0 .41)
Y GND F
j-l8 ]47 J-L6
-a >) re;
NC|-( | u TV
cpJ ^c
ii r~f .^ r ?
" -M
1 P°^ " N C ' V C C ' A
•*) [«-^ §§|| 14 PLACES NC No ntemal connect, on
CHIP SHOWN
DIFFUSED SIDE DOWN
r-i rHoi14PLACESI6 positive logic: Y = ABCDEFGH
! 1
?~f
D
4
D
3
D
i
3M_^|»- L 0001 NOM
»
/ SILICON
/ I — 00005 NOM
t
acings are identical on a 1 four sides.
FORMAT 45
1
C
IR
C
U
IT
 TY
P
ES
 B
L54L30Y
,
 B
L74L30Y
 
1
B
U
LLE
T
IN
 N
O
.
 D
L
 S
 7111584
.
 D
EC
EM
BE
R
 
1971
PRELIMINARY DATA SHEET
Supplementary data may be
published at a later date.
TEXAS INSTRUMENTS
I VI 014 COM AIM
Figure 19. Circuit Types BL54L30Y and BL74L30Y Schematic (Sheet 1 of 2)
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CIRCUIT TYPES BL54L30Y. BL74L30Y
8 INPUT POSIT IVE NAND GATES
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage. VCG lsee Note 11 8V
Input voltage (see Note 1) 5.5 V
Interemitter voltage (see Note 2) 5.5 V
Operating free air temperature range: BL54L30Y Circuits — 55°Cto125°C
BL74L30Y Circuits 0°C to 70°C
Storage temperature range —65°C to 150°C
NOTES: 1. Voltage values are with respect to network ground terminal.
2. This is the voltage between two emitters of a multiple emitter input transistor.
recommended operating conditions
Supply voltage. V(;c
Normalized fan-out from each output, N
Operating free-air temperature, TA
BL54L30Y
MIN NOM MAX
45 5 55
10
-55 125
BL74L30Y
MIN NOM MAX
475 5 525
10
0 70
UNIT
V
c
electrical characteristics over recommended operating free-air temperature range
PARAMETER
VIH High-level input voltage
V| (_ Low-level input voltage
V| Input clamp voltage
VQH High level output voltage
VQI_ Low-level output voltage
l| Input current at maximum input voltage
'|H High level input current
I|L Low level input current
'OS Short circuit output current -
'CCH Supply current, high-level output (average per gate)
'CCL Supply current, low level output (average per gate)
TEST CONDITIONS'
Vcc = M!N. l| = -8mA
Vcc'M'N, V | " 0 . 7 V . IQH 100 (jA
Vcc "MIN. V| = 2 V, l Q L ' 2 m A
Vcc s MAX. vl " 5.5V
VCc ' MAX - vl ' 2-4 V
VCc MAX. V| - 0.3 V
VCC = MAX V, ' 0
VCc - MAX. A" inputs at 0 V
VCc ' M A X- A" '"puts at 5V
MIN MAX
2
0.7
1 b
2.4
03
100
10
0 18
3 -15
0 33
0.51
UNIT
V
V
V
V
V
uA
uA
mA
mA
mA
mA
; MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device
type.
^Not more than one output should be shorted at a time
switching characteristics, Vcc = 5 V, TA = 25°C, N = 10
PARAMETER
tpi_n Propagation delay time, low to high level output
tpuL Propagation delay time, high to low-level output
TEST CONDITIONS MIN TYP MAX
35 60
70 100
UNIT
ns
ns
PARAMETER MEASUREMENT INFORMATION
OUTPUT VCC
Q
<60 ns
FROM OUTPUT
UNDER TEST
CL 50 pF —i—
ISe< Nowil'1
See Notp C •=•
30 pF
INPUT
OUTPUT
TEST CIRCUIT
NOTES A The input waveform is supplied by a generator having the fol lowing char
B CL includes probe and |>g capacitance
C All diodes are 1 N916 or equivalent.
FIGURE 1-PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
tics: PRR 500 kHz, ZOUT 50 il.
TEXAS INSTRUMENTS
I M (>« I'MK A I F l>
01 rfprfifl thai Ihfr fl'e ''" ''O1* polfnt ,nfr,ngfme"t
1!X« INSIRUMfNIS RK fRVES 1H! RIGH1 10 MA«[ CHANCIS 41 ANY TIME
IN ORDER 10 IMPROVE DESIGN AND 10 SUPPLY THE BEST PRODUC1 POSSIBLE
Figure 19. Circuit Types BL54L30Y and BL74L30Y Schematic (Sheet 2 of 2)
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BEAM LEAD
LOW-POWER TTL CHIPS
CIRCUIT TYPES BL54L55Y. BL74L55Y
2 WIDE 4 INPUT AND-OR-INVERT GATES
• BL54L55Y/BL74L55Y Chips When
Assembled Display Characteristics Similar
to SN54L55/SN74L55
• Silicon Nitride Sealed Junction
• Gold Beams
• Available in Chip Form or as Part
of a Complex Logic Assembly
• Diode-Clamped Inputs
mechanical data and logic
schematic
BEAM LEAD — v
NITRIDE LIP — y/\ -»
* N _l8 J_l7 Jil6
1
0.054 9 |
I
0.0301 10
0.0201 1 11
0.0199 j rr|
i 0.01010.0099 -ILj
t H M T
U1002 NOM -•0.0450.044
0.0021 NOM —i
/
10 L—
0.0051 ,," L=J I
-00049 _«, I
) NC
PNC
\ 5
J rDD
rS nK-
0.0045 : 13l~fl4]"~f l1~J*
H VCC A
D
[3
3
D
2
y
/
NOTES a. Beam spacing
b. A 1 dimensior
ram
CHIP SHOWN
j DIFFUSED SIDE DOWN
-0.001 NOM
/ SILICON
I — 0.0005 NOM
"T
s are in inches.
AT 45
2-H
Sa
PRELIMINARY DATASHEET:
Supplementary data may be
published at a later date.
TEXAS INSTRUMENTS
Figure 20. Circuit Types BL54L55Y and BL74L55Y Schematic (Sheet 1 of 2)
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CIRCUIT TYPES BL54L55Y. BL74L55Y
2 WIDE 4 INPUT AND-OR INVERT GATES
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, Vcc (see Note 1) 8V
Input voltage (see Note 1) . . 5.5 V
Interemitter voltage (see Note 2) 5.5 V
Operating free-air temperature range: BL54L55Y Circuits -55°Cto125°C
BL74L55Y Circuits 0°C to 70°C
Storage temperature range -65°Cto150°C
NOTES: 1 . Voltage values are with respect to network ground terminal.
2. This is the voltage between two emitters of a multiple emitter input transistor.
recommended operating conditions
Supply voltage, Vcc
Normalised fan out from each output, N
Operating free-air temperature, T^
BL54L55Y
MIN NOM MAX
45 5 55
10
-55 125
BL74L55Y
MIN NOM MAX
4.75 5 5.25
10
0 70
UNIT
V
c
electrical characteristics over recommended operating free-air temperature range
PARAMETER
VIH High-level input voltage
V| L Low-level input voltage
V| Input clamp voltage
VOH High level output voltage
VOL Low-level output voltage
l| Input current at maximum input voltage
t)H High-level input current
1 1 1_ Low-level input current
'OS Short-circuit output current^
'CCH Supply current, high-level output (average per gate)
'CCL Supply current, low-level output (average per gate)
TEST CONDITIONS*
Vcc = MIN, l| = -8 mA
Vcc MINI, V | - 0 . 7 V . IQH " IDOuA
VCC - MIN, V| = 2V, l O L - - - 2 m A
Vcc = MAX, V( = 5 .5V
VGC = MAX. vi = 2 4 v
VCC - MAX, V| - 0.3V
Vcc = MAX, V| = 0
VCC= M A* . All inputs at 0 V
V C C = M A X , All inputs at 5V
MIN MAX
2
0 7
-1.5
2.4
03
100
10
0.18
-3 -15
0.4
0.65
UNIT
V
V
V
V
V
MA
«A
mA
mA
mA
mA
* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable de
type.
^Not more than one output should tae shorted at a time
switching characteristics, VCG = 5 V, TA = 25°C, N = 10
PARAMETER
tpj_n Propagation delay time, low to high-level output
tpuL Propagation delay time, high to low level output
TEST CONDITIONS
C L ' 50pF , RL = 4kIi, SeeFigure!
MIN TYP MAX
50 90
35 60
UNIT
ns
ns
PARAMETER MEASUREMENT INFORMATION
<60 ns j«»l
o o
FROM OUTPUT
UNDER TEST -
CL 50 |)F
(Sff Note BlII
RL 4 kil
W fel MW\ W\ |
Sec Not* C _
30 pF
H »l S.60 ns
! I
I 7^90% 90% "\ |
INPUT \-f- 1 5 V \ .< -
10% -/I
N 100ns
™
1
1 5 V
V
 "\i
'\ 10%
r. *4 — 'PLH
!/ — V°H
1 5 V Jt
TEST CIRCUIT VOLTAGE WAVEFORMS
NOTES: A. The input waveform is supplied hv a generator having the following characterist ics: PRR - 500 kHz, Zout - 50 -I.
B CL includes probe and |ig capacitance
C All diodes are 1N916 or equivalent
FIGURE 1-PROPAGATION DELAY TIMES
TEXAS INSTRUMENTS
I N( OH IM1K A I I I >
T E X A S INSlRUMfNIS H f S E R V f S IHf RICH! 10 MAKE CHANGES AI AN» TIMS
IN ORDER 10 IMPROVE DESIGN AND 10 SIPPIY IHf BESt PRODUd POSSI6IE
Figure 20. Circuit Types BL54L55Y and BL74L55Y Schematic (Sheet 2 of 2)
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BEAM-LEAD
LOW-POWER TTL CHIPS
CIRCUIT TYPES BL54L67Y. BL74L67Y
J K EDGE-TRIGGERED FLIP-FLOPS
TRUTH TABLE
INPUTS AT tn
J
L
L
H
H
K
L
H
L
H
OUTPUTS AT tn+1
Q
Qn
L
H
Qn
Q
Qn
H
L
Qn
BL54L67Y/BL74L67Y Chips When Assembled Can
Replace SN54L72/SN74L72 in Most Applications
Silicon-Nitride-Sealed Junctions
Gold Beams
• Available in Chip Form or as Part of a
Complex Logic Assembly
• Diode-Clamped Inputs
description
These edge-triggered flip-flop circuits feature gated
J and K inputs and asynchronous preset and clear
inputs. When the clock goes high, the inputs are
enabled and data will be accepted. The logic levels of
the J and K inputs may be allowed to change while
the clock pulse is high and the bistable will perform
according to the truth table, provided that minimum
setup and hold times are observed. Input data is transferred to the outputs on the negative-going edge of the clock
pulse.
The BL54L67Y chip is characterized for operation over the full military temperature range of -55°C to 125°C; the
BL74L67Y is characterized for operation from 0°C to 70°C.
mechanical data
J - J1-J2-J3
K - K1-K2-K3
tn = bit tim. b.fora clock puls.
tn+ i = bit tim. aft.r clock puls.
H = high level, L = low leva!
Qn = level of output Q at tn
Qn = compl.m.nt of Qn or level of output Q
a"n
Low input to preset sets Q to high level
Low input to cl.ar resets Q to low level.
Preset and clear are independent of clock.
BEAM LEAD
N.TR.DEUP - - 16 PLACES
SILICON
r-o 0006 N0«
fRESCT VCC NC NC
CHIP SHOWN
DIFFUSED SIDE DOWN
-.- Dynamic input activated bv a
transition from a hi«h l.v.1 to
FORMAT 50
NOTES: a. Beam relative positions are identical on all four sides.
b. All dimensions are in inches.
z<
I*
PRELIMINARY DATA SHEET:
Supplementary data may be
published at a later date.
TEXAS INSTRUMENTS
RPORATED
Figure 21. Circuit Types BL54L67Y and BL74L67Y Schematic (Sheet 1 of 4)
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CIRCUIT TYPES BL54L67Y. BL74L67Y
J-K EDGE-TRIGGERED FLIP-FLOPS
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VQC (see Note 1) 8V
Input voltage 5.5V
Interemitter voltage (see Note 2) 5.5V
Operating free-air temperature range: BL54L67Y Circuits -55°Cto125°C
BL74L67Y Circuits 0°C to 70°C
Storage temperature range —65°C to 150°C
NOTES: 1. Voltafle values are with respect to network ground terminal.
2. This is the voltage between two emitters of a multiple emitter input transistor.
recommended operating conditions
Supply voltage, VQQ
Normalized fan-out from each output, N
Width of clock pulse, ty^iQck)
Width of preset pulse, tw(preset)
Width of clear pulse, tw{c|ear)
Input setup time, tsetup (see Note 3)
Input hold time, thold (see Note 4)
Operating free-air temperature, T^
BL54L67V
MIN MOM MAX
4.5 5 5.5
10
200
100
100
30
0
-55 125
BL74L67Y
MIN NOM MAX
475 5 5.25
10
200
100
100
30
0
0 70
UNIT
V
ns
ns
ns
ns
ns
C
recognized must be maintained at the input to ensure its recognition.
recognized must be maintained at the input to ensure its continued recognition.
electrical characteristics over recommended operating free-air temperature range
PARAMETER
VIH High-level input voltage
V|[_ Low-level input voltage
V| Input clamp voltage
VQH High-level output voltage
VOL Low-level output voltage
1 1 Input current at maximum input voltage
l|l_l High-level input current
l|l_ Low-level input current
Any J or K
Preset, clear, or clock
Any J or K
Preset or clear
Clock
Any J or K
Preset or clear
Clock
'OS Short-circuit output current!
'CC Supply current
TEST CONDITIONS'
VCG = MIN' 'i = ~8 mA
VCC = MIN, IQH = -100 MA
VGC = MIN' 'OL 2 mA
VCG = MAX. vi = 5'5 v
VCC = MAX. V| = 24 V
VCG = MAX. vi = °3 v
Vcc = MAX
Vcc = MAX, See Note 5
MIN MAX
2
07
-1.5
2.4
03
100
• 200
10
30
40
-0.18
-0.54
-0.72
-3 -15
1.44
UNIT
V
V
V
V
V
MA
MA
mA.
mA
mA
fFor conditions shown as MIN or MAX. use the appropriate value specified under recommended operat.ng cond.t
tvpe.
^Not more than one output should be shorted at a time
NOTE 5: ICQ is measured with outputs open, clock grounded, and all other inputs at 4.5 V.
ons for the applicable dev
TEXAS I N S T R U M E N T S
I N< OHPflH A I E D
Figure 21. Circuit Types BL54L67Y and BL74L67Y Schematic (Sheet 2 of 4)
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CIRCUIT TYPES BL54L67Y, BL74L67Y
J-K EDGE-TRIGGERED FLIP-FLOPS
switching characteristics, VQC = 5 V, TA = 25°C, N = 10, see figure 1
PARAMETERS
max
«PLH
«PHL
«PLH
tPHL
FROM
(INPUT)
Preset or clear
Preset or clear
Clock
Clock
TO
(OUTPUT)
Qor Q
5 or Q
Qor Q
Qor Q
TEST CONDITIONS
CL = 50 pF.
CL= 50 pF.
CL = 50 pF,
RL • 4 kn
CL- 50 pF.
C|_ = 50pF.
RL = * kn
RL = 4 kn
Vl (clock) = 2.4V
Vl(ciock) = °
RL -< kn
RL = 4 kn
MIN TYP MAX
10
35 75
60 150
200
10 35 75
10 60 150
UNIT
MHz
m
ns
ns
ns
max ~ maximum clock frequency
tpi_H ^propagation
IPHL = propagation delay time, high to low level output
functional block diagram
PRESET O
K3O
schematic
\y vcc i»«
Remloi vllu«l ihown «• nomindl in
TEXAS I N S T R U M E N T S
I Nt OKPOK A f E O
Figure 21. Circuit Types BL54L67Y and BL74L67Y Schematic (Sheet 3 of 4)
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CIRCUIT TYPES BL54L67Y, BL74L67Y
J-K EDGE-TRIGGERED FLIP-FLOPS
PARAMETER MEASUREMENT INFORMATION
OUTPUT
O
FROM OUTPUT
UNDER TEST K I H H N
CL = 50pFT T 30 pF
All d,odes .re 1N916
C|_ includes probe and jig capacitance
LOAD CIRCUIT
i i
I
CLEAR
INPUT
PRESET
INPUT
O OUTPUT
"\ '
,3V\I
N,i« io»
f 'oldMfl
1
1
|
*• — 1PHL — "4
' 1
1
 \!: V
H— ^-«PLH
1 /"
j£.
-i
(
r
\
t» *l <15ni
^X i
u»\l
?Mi(• IwlpnM
\ / -
j— IWL— 1
•• "l-OSr
1 ,
1 f**
'TT IJV
10% j^
u H
SWITCHING TIMES FROM ASYNCHRONOUS INPUTS
'-M hT
| /5S =\j
J/i'3V "jL
• twlclockl
LI
'•tuplHI —•!
» I /•'
;N°PRUTK «Y
Q O R O
OUTPUT
Ai3v
L— tpHL -J VUL
-tpLH-j
QOR o
OUTPUT
SWITCHING TIMES FROM SYNCHRONOUS INPUTS
FIGURE 1
TEXAS INSTRUMENTS
I NC OH PORA FED
PBiME D IN U S A 172
Tl (onnot OlIufflF any ivtponiibiMy for on. ( i f fui f t ihown
Of ifprFtent Ihol they are ff«l from polfnf mfrinfcmfnl
TEXAS INSlRUMfNTS DESERVES THE RIGHT TO M A K E CHANGES AT ANV TIME
IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE
Figure 21. Circuit Types BL54L67Y and BL74L67Y Schematic (Sheet 4 of 4)
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BEAM-LEAD
LOW-POWER TIL CHIPS
CIRCUIT TYPES BL54L68Y, BL74L68Y
DUAL J-K EDGE-TRIGGERED FLIP-FLOPS
BL54L68Y/BL74L68Y Chips When Assembled Can
Replace SN54L73/SN74L73 in Most Applications
Silicon-Nitride-Sealed Junctions
Gold Beams
Available in Chip Form or as Part of a
Complex Logic Assembly
Diode-Clamped Inputs
TRUTH TABLE
INPUTS AT tn
J
L
L
H
H
K
L
H
L
H
OUTPUTS AT tn,.i
Q
On
L
H
On
Q
On
H
L
Qn
description tn = bit time before clock pulse
tn+ 1 = bit time after clock pulse
H = high level, L = low level
Qn - level of output Q at tn
Qn -; complement of Qn or level of output Q
at tn
Low input to clear resets Q to low level.
Clear is independent of clock.
These edge-triggered dual flip-flop circuits feature
individual J, K, clock, and asynchronous clear inputs to
each flip-flop. When the clock goes high, the inputs
are enabled and data will be accepted. The logic levels
of the J and K inputs may be allowed to change while
the clock pulse is high and the bistable will perform
according to the truth table, provided that minimum
setup and hold times are observed. Input data is
transferred to the outputs on the negative-going edge of the clock pulse.
The BL54L68Y chip is characterized for operation over the full military temperature range of — 55°C to 125°C; the
BL74L68Y is characterized for operation from 0°C to 70°C.
mechanical data
BEAM LEAD-
NITRIDE LIP-
_ ,J [^ 0.0551
0.0049
006&
0064
332JQ: n» i
"D'»n
-i
i|
h
4
Di
D
i i
rrara 18PLACES
n«
FORMAT 55
NOTES: a. Beam relative positions are identical on all four sides,
b. All dimensions are in inches.
«U"U«u 'tr
10 U 1 1
CLOCK CLEAR
CHIP SHOWN
DIFFUSED SIDE DOWN
Dynamic input activated by a
transition from a high level to
a low level.
PRELIMINARY DATA SHEET:
Supplementary data may be
published at a later date.
TEXAS I N S T R U M E N T S
I N C O R P O R A T ED
Figure 22. Circuit Types BL54L68Y and BL74L68Y Schematic (Sheet 1 of 4)
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CIRCUIT TYPES BL54L68Y, BL74L68Y
DUAL J-K EDGE-TRIGGERED FLIP-FLOPS
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage. Vrjc (see Note 1) 8V
Input voltage 5.5 V
Interemitter voltage (see Note 2) . 5 . 5 V
Operating free-air temperature range: BL54L68Y Circuits -55°Cto125°C
BL74L68Y Circuits 0°C to 70°C
Storage temperature range — 65°C to 150°C
NOTES: 1. Voltage valuas ara with raspact to natwork ground tarminal.
2. This is the voltage between two emitters of a multiple-emitter input transistor.
recommended operating conditions
Supply voltage. V(;c
Normalized fan-out from each output, N
Width of clock pulse, t^iciock)
Width of clear pulse. tw(clear)
Input setup time, t^fyp (see Note 3)
Input hold time, tnold t*66 Note 4)
Operating free-air temperature, TA
BL54L68Y
MIN NOW MAX
4.5 5 5.5
10
200
100
30
0
-55 125
BL74L68Y
MIN NOM MAX
4.75 5 525
10
200
100
30
0
0 70
UNIT
V
ns
ns
ns
ns
°C
NOTES: 3. Setup time is the interval immediately prer.eedmg the negative going edge of the clock pulse during which i
recognized must be maintained at the input to ensure its recognition.
4. Hold time is the interval immediately following the negative-going edge of the clock pulse during which ir
recognized must be maintained at the input to ensure its continued recognition.
electrical characteristics over recommended operating free-air temperature range
nterval the data to be
tervel the data to be
PARAMETER
VIH High-level input voltage
V||_ Low-level input voltage
V| Input clamp voltage
VQH High-level output voltage
VOL Low-level output voltage
I|H High le^el input current
1 1 L Low-level input current
'OS Short c i rcui t output current}
ICQ Supply current
Any J or K
Clear, or clock
Any J or K
Clear
Clock
Any J or K
Clear
Clock
TEST CONDITIONS*
Vcc= MIN- "I =-8 mA
VGC = MIN- 'OH = -100 MA
Vcc= MIN- >OL = 2mA
Vcc = MAX. V| = 2.4V
Vcc = MAX. V| = 0.3V
VCC = MAX
VCG * MAX, See Note 5
MIN MAX
2
0 7
-1.5
2.4
03
100
200
10
30
40
-0.18
-0.54
-0.72
-3 -15
1.44
UNIT
V
V
V
V
V
MA
mA
mA
mA
'For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device
type.
^ Not more than one output should be shorted at a time.
NOTE 5: ICG IS measured with outputs open, clocks grounded, and all other inputs at 4.5 V.
TEXAS I N S T R U M E N T S
I Nt OH POR AT E D
Figure 22. Circuit Types BL54L68Y and BL74L68Y Schematic (Sheet 2 of 4)
50
Report No. 03-72-27
CIRCUIT TYPES BL54L68Y. BL74L68Y
DUAL J-K EDGE-TRIGGERED FLIP-FLOPS
switching characteristics, Vcc = 5 V, TA = 25°C, N = 10, see figure 1
PARAMETERS
•max
'PLH
tpHL
«PLH
'PHL
FROM
(INPUT)
Clear
Clear
Clock
Clock
TO
(OUTPUT!
Q
Q
QorQ
QorQ
TEST CONDITIONS
CL- sopF, RL • 4 kn
CL = 50 pF,
CL= 50 pF,
RL= 4 kn
CL-50pF.
R L - 4 kn
V| (clock) -2.4V
V|(clcck) = 0
RL=4kn
CL- 50 pF, RL- 4 kn
MIN TYP MAX
10
35 75
60 150
200
10 35 75
10 60 150
UNIT
MHz
ns
ns
ns
ns
'PLH = propagation delay time, low to high level output
'PHL = propagation delay time, high-to-low level output
functional block diagram (each flip-flop)
schematic (each flip-flop)
CLOCK
oCLEAR
• rT^JTV.., TOOTHER
^ ^ ^ [i IB ci n*
TEXAS I N S T R U M E N T S
I NCOHPORATED
Figure 22. Circuit Types BL54L68Y and BL74L68Y Schematic (Sheet 3 of 4)
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CIRCUIT TYPES BL54L68Y, BL74L68Y
DUAL J-K EDGE-TRIGGERED FLIP-FLOPS
PARAMETER MEASUREMENT INFORMATION
OUTPUT
o
FROM OUTPUT
UNDER TEST
CL = 50 pF
H4-
RL-4kt l
H N H
T T
30 pF I
All diodes are 1N916.
CL includes probe and jig capacitance.
LOAD CIRCUIT
k—-4— v IS nt
CLEAR
~xZ\
A
/90*
I/13V
j£iq
 ov
—^
 VOH
OUTPUT VI3V
[— .PHL—< V°L
I
I— 'PLH -j VOH
0
 _/OUTPUT 7T13V
£
 VQL
SWITCHING TIMES FROM CLEAR INPUT
/a:—9 i^rt 3VCLOCK ! _/ \
INPUT yf t i¥W
122^ * U twlclock] •] *^ 0 V
Jhl«Z^ , 3Vtsx -vY i y,3v
•
I
O O R O V
OUTPUT -1C13 V
U,PHL-!^ V°L
I
""""*! i VOH
V
O O R O /13V
O"1™! L VOL
SWITCHING TIMES FROM SYNCHRONOUS INPUTS
FIGURE 1
PRINIED IN U S A 172
Tl tonnol ottume onj retpont>bilil|r for ony (ircuilt shownTEXAS INSTRUMENTS •• "?"><"' *« "•<» ••• '••• '••" p-""1 i«i""ft««.i
POST OFFICE BOX sols . DALLAS Ttx.s 75222 IEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME
IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE
Figure 22. Circuit Types BL54L68Y and BL74L68Y Schematic (Sheet 4 of 4)
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Figure 23. BL54LOO-Quad 2-Input NAND Gate
1
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Figure 24. BL54L20-Dual 4-Input NAND Gate
54
Report No. 03-72-27
Figure 25. BL54L30-Single 8-Input NAND Gate
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Figure 26. BL54L55-Two-Wide 4-Input AND-OR-INVERT
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Figure 27. BL54L67-J-K Flip-Flop
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Figure 28. BL54L68-Dual J-K Flip-Flop
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